MathWorks Introduces Simulink HDL Coder, Automatically Generates Hardware Implementation Code From S
tagsThe MathWorks today introduced Simulink® HDL Coder, which automatically generates synthesizable hardware description language (HDL) code from models created in the company's widely-used Simulink and Stateflow® software. The product produces target-independent Verilog and VHDL code and test benches for implementing and verifying application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs). By providing a path directly from system models, Simulink HDL Coder accelerates the design, implementation, and verification of hardware.
Read the full story Comments(0) Add Comment-- 2006-09-20 09:54:32